

Development of high-yield and high-reliability design for high-performance ultra large scale 3DLSI processor

Hideki Kitada¹⁾, Osamu Moriyama¹⁾, Gen Oshiyama¹⁾, Akihiro Chiyonobu¹⁾,
Hideaki Nabekura¹⁾, Takahiro Shikibu¹⁾, Koichi Yoshimi¹⁾, Shinji Tadaki¹⁾,
Takumi Masuyama²⁾, Naoaki Nakamura²⁾, Norio Kainuma²⁾, Seiki Sakuyama¹⁾,
Tatsumi Nakada¹⁾


1) FUJITSU LIMITED

2) FUJITSU ADVANCED TECHNOLOGIES LIMITED

Performance Development by More than Moore



■ The performance gain of super computing system has become slowdown




Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/2264013/2017qpc-la1_presentation2.pdf by guest on 25 March 2025

Performance Development by More than Moore



■ The performance gain of super computing system has become slowdown




Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/22640/13/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

Fujitsu 3D-LSI development




- For high-end server and HPC systems

3D LSI packaging



Cross sectional image



- Development approaches


Module technology items	Conventional technology	Developed technology
TSV backside process	>300 µm: 10 x 10 mm chip	<50 µm: >23 x 23 mm chip
C4 bump tolerable current	25 mA	>100 mA
µ-bump material	<10 mA/bump: SnAg material	>50 mA/bump: IMC material
Stacked die area	100 mm ²	>500 mm ²
Number of µ-bumps	150,000	300,000
TSV transmission performance	20 GHz	40 GHz

Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/22640/13/20174pc-1a1_presentation2.pdf by guest on 25 March 2025



Basic circuit configuration of 3D processors

■ For high-end server and HPC systems

3D LSI packaging




Schematic of interconnect



Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/22640/13/2017ipc-1a1_presentation2.pdf by guest on 25 March 2025

3DLSI development approaches

- Aims at a higher yield and reliability



- Most important point is a collaborative design with the redundant circuit which aimed at the product level reliability.

Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/2264013/20174pc-1a1_presentation2.pdf by guest on 25 March 2025


- TSV yield improvement
- Micro-bump reliability of large die stacking
 - EM tolerance
 - TC life time
- Redundancy circuit configuration with reliability

Yield improvement


Via last TSV and back-side process flow

Bottom die formation


FEOL/BEOL
65nm Device fabrication




Bump formation process




Temporary bonding process
Wafer thinning process




TSV formation process



Back-side RDL formation




De-bonding process
Dicing process




Die stack and PKG

Die stack process




Packaging





- To investigate TSV high yield fabrication, conventional Via-last 10- μm TSV and micro-bump processes were employed.

TSV yield improvement

■ TSV thermal stability (TC)



Failure analysis



SEM image after x5 ANL

Kitada et al. ECTC2015,EPTC2016



- High TSV process yield (>99%) was achieved by using of the thermal stability examination.

Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/2264013/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

Reliability of micro-bump

Micro-bump reliability of large die stacking

■ Cross sectional SEM image and process flow in micro-bump stacking




- Flux-less reducing atmosphere in order to improve the micro bump interconnection with high accuracy.
- Micro bumps at 40 µm pitches were formed on to a 23 mm square size stacking chip, achieving an ultra-high pin junction of more than 290,000 pins.

Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/2264013/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

Micro-bump reliability – Electro migration

- Improvement of higher current tolerance with IMC material




- The EM tolerance of the IMC material is higher than a conventional SnAg material. It's an increase in the current density can be expected.



Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/12264013/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

■ Relation between IMC material kind and resistance of EM

EM Life time of IMC micro-bump



EPMA analysis image of IMC




- The Ni₃Sn₄ alloy demonstrated ten times high longevity.


Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IDPC/1/2264013/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

Thermal stability of 3D stacking structure


Thinned die deformation



Thin bottom die warpage



structural parameters




- Material and structural optimization that considers the influence of the thermal deformation of the PKG structure is important.


Downloaded from http://meridian.allenpress.com/imaps-conference/article-pdf/2017/7/DP-C/12264013/201749c-1a1_presentation2.pdf by guest on 25 March 2025

Thermal stability of 3D stacking structure

Structural dependence of TC life time



Structural parameters



UF material properties

	CTE (ppm/°C)	E (Gpa)
Conventional	43	8.1
Improved	21	15.2


- The micro bump stress is the smaller in case of the lower total stiffness structure.

Downloaded from http://mep.iaa.fujitsu.com/iraps-conferences/article-pdf/2017/IPC/1/22640/13/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

Corroborate with redundancy circuit

Redundant TSVs circuit

Existing redundancy solutions




Signal-shifting solution

- Repair efficiency of signal-shifting scheme is less than other solutions.
- Simple structure, lower area penalty and lower cost .
- TSV and micro-bump recovery using self- test with post die stacking.
- Self-test sequence can be performed only once,
and a reduction in the test time.

Our approach for redundant TSVs circuit

■ Schematics of shifter redundant TSVs/Micro-bump




- TSV and micro-bump recovery using self- test with post die stacking
- Self-test sequence can be performed only once, and a reduction in the test time

Downloaded from http://meridian.allenpress.com/imaps-conference-proceedings/article-pdf/2017/DC/22284013/20170511 at presentation2.pdf by guest on 25 March 2025

Our approach for redundant TSVs circuit


Redundant TSV self test



Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IDPC/1/2264013/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

Our approach for redundant TSVs circuit


■ Fault free mode



Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/22640/13/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

Our approach for redundant TSVs circuit

■ TSV/Micro-bump repair mode




Fault repair mode


Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/22640/13/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

Considering of redundancy for reliability FUJITSU


- Our redundancy approach for 3DLSI products life
- TSV wafer fabrication process



■ Product operation reliability







■ 3D stacking/PKG process



Downloaded from <http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/12264013/2017496-1a1.pdf> by guest on 25 March 2025

TSV/Micro-bump life time with Redundancy FUJITSU


■ Structural dependence of TC life time (one redundant group)



Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IDPC/1/2264013/20179pc-1a1_presentation2.pdf by guest on 25 March 2025

TSV/Micro-bump life time with Redundancy

- Operation life time with optimized structure and redundancy




- When the redundancy is included by 1.36 times in the improvement structure, about three times further the lifetime improvement are possible.


Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/2264013/2017qpc-la1_presentation2.pdf by guest on 25 March 2025

TSV/Micro-bump life time with Redundancy

■ With one time repair life time by many redundancy group




16:1 1500 redundancy group
In 24,000 pins on all chip area



Additional life time at 90% life time ratio


	Combinational	Improved structure
max	220.8	-
median	150.0	336.6
min	3.4	-



Downloaded from http://preprint.allenpress.com/imaps-conferences/article-pdf/2017/ID/C/12/164013/201709-1a1_presentation2.pdf by guest on 25 March 2025

TSV/Micro-bump life time with Redundancy FUJITSU


- Operation life time with optimized structure and redundancy



	Conventional	Redundancy	Improved + Redundancy
Δlife time (99-90%)	0.44	42.0	67.6
Ratio	1	95.5	153.5

Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/12264013/20174pc-la1_presentation2.pdf by guest on 25 March 2025


Total improvement with process and design FUJITSU



Module technology items	Conventional technology	Developed technology (Optimized UF and die thickness)	Developed technology (With one redundancy circuit)
TSV contact yield (%)	80% (10 μm TSV)	99% (10 μm TSV)	←
EM life time (A/cm^2)	2.1×10^3 A/cm^2 (SnAg)	2.4×10^4 A/cm^2 (Ni_3Sn_4)	←
TC life time (a.u.)	1.0 @154.7 mm^2 (SnAg)	1.36 @154.7 mm^2 (SnAg)	3.02 @154.7 mm^2 (SnAg)

Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/1/2264013/20174pc-1a1_presentation2.pdf by guest on 25 March 2025

1. We developed
 - the integration of redundancy TSV/Micro bump design method
 - micro-bump material technologiesfor in 3D high-performance logic large scale processors.
2. We achieved high yield, high reliability and high power to use
 - intermetallic compound (IMC) alloy joining
 - High yield TSV process
 - Redundancy circuit
3. 3DI technologies will be able to about 154 time longer life time with real product operation.




THE POSSIBILITIES ARE INFINITE

This work was carried out in the “Next Generation Smart Device Development Project” in conjunction with the New Energy and Industrial Technology Development Organization (NEDO).

Uniform design

Based on co-design with reliability



Recommendation of redundant circuit design unified to occurrence frequency of defect