

Silicon Wafer Integrated Fan-out Technology

Suresh Jayaraman

IMAPS DPC Mar 2017

Outline

SWIFT™ (HDFO) Technology Introduction

Product Drivers and Market Forecast

SWIFT™ Value Proposition


Process Flow and Structure

Key Enablers and Challenges

Electrical, Thermal and Warpage

Conclusions

WLP & Flip Chip Migration to Fan-Out Package



Target Segments – SWIFT™ Packaging Technology

Mid-High End

Mobility




- Phones
- Tablets
- Thin clients

IoT



- Consumer
- Industrial

Automotive



- ADAS
- Infotainment

Low-Mid End

HPC



- Networking
- AI
- GPU
- Server

Mobility & HPC Market: Key Drivers/Inflections

Mobility



Size

Miniaturization, Lower weight



Integration

AP, BB, PMIC, Wi-Fi, BT, GPS etc.



Cost

Lower cost per I/O

- Premium smartphones driving AP Z height to 0.6 mm
- Package I/O count and pitch scaling driven by premium and high end smartphone market
- Integrated AP+BB solutions will likely migrate to disaggregated solutions at 7 nm node for AP
- Wafer level SiP solutions for integration of AP with memory and/or PMIC

HPC



Performance

>28G SerDes, >1 GB on-chip cache



Integration

Dis-integrated Si, co-packaged memory




Reliability

Bleeding edge Si, >70 mm package

- AI driving package size, bandwidth, component count per package
- Data center and 5G infrastructure driving the need for overall package size migration to 70 mm and higher
- Die-disintegration (especially SerDes from ASIC) seen as key enabler for faster time to market
- Off-chip data rate migration to 56G and 112G SerDes drive the need for TSV less solutions

Fan-Out Market Projections

- Device – RF transceiver and switch, PMIC, CODEC, automotive radar, connectivity (IoT) modules, Apple's application processors made by TSMC and application processors from other companies in the future
- Future memory for top PoP
- HDFO (SWIFT, others)- >70% of Fan-out market



©TechSearch International 2016

Features and Value Proposition SWIFT™

Process

- RDL first
- Chip attach last

Cycle time & yield


- Shorter cycle time
- RDL wafer pre-build
- Known good RDL wafer

Flexibility & scalability


- Package variants – 3D, SiP etc.
- Multi-die, passives
- Flexible thickness

Performance


- Thermal
- Electrical
- Reliable



SWIFT™ Multi-Die SiP Overmold




SWIFT™ Multi-Die Fan-in PoP



Advanced Fan Out Comparison


Key Attributes	Fan Out SWIFT™	fcCSP Exp Die PoP	fcCSP Fan-in PoP	SWIFT™ Benefits
Package Thickness	0.40 mm	0.45 mm	0.630mm	<ul style="list-style-type: none"> ➤ 11% reduction ➤ 37% reduction
Layer Count	3 or 4	3	5	
Construction	3 layers on bottom + 1 layer on top (for fan in)	3 layer substrate on bottom	3 layer substrate on bottom + 2 layer substrate on top	<ul style="list-style-type: none"> ➤ Same as exposed die ➤ Fewer layers
Electrical	Reduced signal width allows flexibility in routing/ impedance control	Predetermined location at edge of package	Fixed signal widths and difficulty in impedance control	<ul style="list-style-type: none"> ➤ Flexibility, reduced trace length, reduced DC resistance & AC loss
Interposer Interconnect to Package Edge	50 μm	200 μm	200 μm	<ul style="list-style-type: none"> ➤ 75% Reduction

High Density Interconnection Method



Routing capability comparison
 $SLIM^{TM} > 3x SWIFT^{TM} > 3x \text{ flip chip}$


Wafer Level Packages in High-End Smart Phones



- WLCSP % as function of total BOM increasing in all smartphone categories
- PMICs and audio codec driving pitch reduction


Packages Used in High End Smart Phones

Apple iPhone 7




- Miniaturization
- Integration
- Performance
- Wafer level
- Multi-die and passives

High Density Fan-Out Evolution




High Density FO for 2.5D


- $\leq 2 \mu\text{m}$ L/S for multi-die interconnect
- Fan-out module attach to substrate as low cost alternative to TSI 2.5D






SWIFT™ Package Assembly Flow






Key Process Technologies & Challenges



DDR4: Signal Integrity Comparison

Key Attributes	Fan Out SWIFT™	fcCSP Exposed Die PoP	SWIFT™ Benefits
Eye Diagram DDR4 @ 6 Gbps			
Eye Amplitude	548 mV	451 mV	3.0x Improvement
Eye Height	481 mV	339 mV	1.4x Improvement
Eye Width	164 ps	158 ps	4.0x Improvement
Pk-Pk Jitter	3.7 ps	9.8 ps	2.2x Improvement
Rise/Fall Time	64 ps	75 ps	1.2x Improvement



Power Integrity: Lower PDN Impedance




- PDN Impedance: Improved by 11% vs FC PoP (at 250 MHz)
 - SWIFT™: Substrate eliminated – resulting in reduced pad-BGA wiring length
 - Low PDN Impedance → High power integrity

SWIFT™ vs FC PoP Thermal Simulation

Steady State Analysis





Max Temp (3W) °C	FC PoP	SWIFT	Delta	Delta %
JEDEC	79.6	76.4	-3.2	-4%
Mobile Phone	100.6	95.6	-5.0	-5%



Theta JA °C/W	FC PoP	SWIFT	Delta	Delta %
JEDEC	15.6	14.7	-0.9	-6%
Mobile Phone	21.6	20.2	-1.4	-6%

SWIFT™ vs FC PoP Thermal Simulation

Transient Analysis





Time for die temp to reach 105°C
(9W power dissipation)

	JEDEC	Mobile Phone
fcPoP	19.5 sec	20.5 sec
SWIFT	28.2 sec	36.8 sec
Gain	8.7 sec	16.3 sec
	45%	80%

- Time to reach the allowable max die temperature when a 9 watt duty cycle is applied
- The assumed allowable max die temperature is 105°C
- SWIFT extends the time to reach 105°C by approximately 9 and 16 seconds as compared to conventional substrate FC PoP


HD-FO Unit Warpage

Unit warpage (shadow moiré)
15 x 15 mm Body, (2x) 5 x 10 mm die




SWIFT™ Package Reliability

- Package level
 - Passed MSL L3/260°C
 - Passed MSL3 + uHAST 96 hrs
 - Passed MSL3 + TCB 1000 cycles
- BLR (w/board UF)
 - Passed TC 2000 cycles
 - JEDEC condition G in JESD22-A104
 - Passed 2000 drops
 - JEDEC condition B in JESD22-B111
- BLR (wo/board UF)
 - Passed TC 2000 cycles
 - JEDEC condition G in JESD22-A104
 - Completed 1000 drops (See chart to right)
 - JEDEC condition B in JESD22-B111



w/o Board UF Drop Test Weibull Analysis




SWIFT™ (Chip Last) Package Roadmap

Available




Single Die SWIFT™ (2D)

2017



Multi-Die SWIFT™


- 3D tall Cu interconnect
- Land side cap
- Fan-in RDL



SiP SWIFT™

- Active and passive components
- Sputtered EMI shield

2018



SWIFT™ on Substrate

- Split logic
- 3D Interconnect
- Land-side cap

Conclusions

- SWIFT™ – bridges the gap between TSV (high end) and traditional substrate and wafer fan-out packaging (low end)
- SWIFT is uniquely suited:
 - To improve product performance
 - To handle multiple die from different functional blocks (analog, mixed-signal, digital)
 - To enable very small form factors
- Enables the creation of advanced 3D structures that address the need for increased IC integration in emerging mobile and networking applications
- Improved signal integrity and power distribution networking due to fine line/space and thin film dielectric capabilities

Thank You

