



IMAPS Device Packaging Conference 2017



Wafer Thinning for Advanced Packaging Applications

Veeco
Precision Surface Processing

Laura Mauer, John Taddei, Scott Kroeger, John Clark

Outline

- > Background
- > Silicon Etching
 - » Wafer Thinning
 - » TSV Reveal
 - » FOWLP
- > Process Description
- > Summary




STACKED POTATO CRISPS




3D High Performance Devices require TSV


Hybrid Memory Cube (HMC)



High Bandwidth Memory (HBM)




1GB HBM up to 128GB/s (@1.2V, x1024)



High End Graphics


Figure 2.1. AMD's Fiji with silicon interposer and HBM.







Source: AMD.

2.5D Interposers


A configuration where dies are mounted side by side on one side of a thin (~ 100 um) silicon, glass, or organic interposer using through silicon vias (TSVs), through glass vias (TGV) or through substrate vias (TSV), respectively through the interposer to connect the dies with the package substrate.



Technologies for Advanced Packaging



Intel



Thickness Trends

- Smaller form factor requires thinner devices and packages




iPhone 5, 5s, 6, and 6s includes WLPs in Lightning Charge & Sync cable
iPhone 7 includes WLPs in Lightning cable and Lightning-to-3.5mm adapter

Source: TechSearch International, Inc.

Wafer Thinning for Many Applications

Memory and Logic




Thinner chips are needed for stacking by either wire bond or TSV

MEMS




MEMS devices contain a sensor element, a cap and an ASIC. All three wafers must be thinned to achieve size reduction of the packaged device

CMOS Image Sensor




CMOS image sensors are thinned for via last TSV process and very small form factor. Backside illumination with extreme thinning to $< 10\mu\text{m}$ for enhanced sensitivity

RF ID Devices



RF device wafers are thinned to improve form factor and enable very thin packages

Power Devices



Thin wafers are needed to improve current carrying capability, lower R_{on} and minimize power consumption. 60-70 μm in production for IGBTs and Power MOSFETs





Wafer Thinning – General Requirements

- > Bulk of silicon is removed by Grinding
- > Need to remove subsurface damage and residual stress in the wafer that results from the grinding process
- > Smoothing of surface to eliminate grind marks
- > Low cost of ownership

Wet Etch to Relieve Stress and Eliminate Subsurface Damage

Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/DPC/1/2264216/2017dpc-wp2_presentation1.pdf by guest on 25 March 2025

TEM Images




TEM Protection Layer


Silicon Surface

Silicon Wafer


Surface Roughness - Reduced by Wet Etch



Post Grind






Post Wet Etch






Wet Etch Smooths Surface and Eliminates Need for CMP

> PRE – Grind Marks




> Post wet etch – smooth surface



Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/PPC/1/2264216/2017/dpc-wp2_presentation1.pdf by guest on 25 March 2017

Requirements for other Wafer Thinning Applications


TSV Reveal



Si Etch for TSV Reveal:

- No etch of SiO₂ liner or Cu TSV
- Fast Si etch rate
- Smooth surface finishing
- Good etch uniformity
- Cost effective

FOWLTP



Si Etch for FOWLTP:

- Compatible with materials present in package structure such as Cu, Ti/TiW, SiO₂, Si₃N₄, PI, and PBO
- Fast Si etch rate
- Good etch uniformity
- Cost effective

Silicon Wet Etch Options

- > **KOH (Potassium Hydroxide)**
 - » Good etch rate and selectivity (Silicon to Oxides /Cu)
 - » Ionic contamination (K+)

- > **TMAH (Tetramethyl Ammonium Hydroxide)**
 - » Safety concerns (toxicity) at high concentration
 - » Slow etch rate

- > **HF / Nitric based chemistry – “Spinetch”**
 - » High etch rates but poor selectivity (Silicon to Oxides /Cu)

- > **SACHEM Reveal Etch™**
 - » Lower toxicity than TMAH
 - » Higher etch rate and good selectivity (Silicon to Oxides /Cu)

Etch Selectivity

- > Ability to etch silicon and stop on a variety of materials without causing damage




HF/Nitric Mixture*		
Material	Etch Rate (nm/min)	Selectivity to Silicon
Si	9000	
SiO ₂	50	180
Si ₃ N ₄	2.7	3333
Cu	2400	3.8
Ti	750	12
TiW	144	63
PI	0	>10000
PBO	0	>10000

SACHEM Reveal Etch™		
Material	Etch Rate (nm/min)	Selectivity to Silicon
Si	711	
SiO ₂	0.5	1422
Si ₃ N ₄	0	> 10000
Cu	12	59
Ti	0	>10000
TiW	1.9	374
PI	5.6	95
PBO	7.5	126

SACHEM ST2011		
Material	Etch Rate (nm/min)	Selectivity to Silicon
Si	150	
SiO ₂	0.5	300
Si ₃ N ₄	0	>10000
Cu	0	>10000
Ti	0	>10000
TiW	0	>10000
PI	0	>10000
PBO	0	>10000

* Spinetch D 1:6:2:1 HF:Nitric:Phosphoric:Sulfuric

Integrity of Via and Oxide Liner



- No attack of oxide liner
- No preferential attack along sidewall

Two-Step Etch Process Developed

> Step 1


- » Spinetch D (HF / Nitric mixture)
 - » To smooth surface and eliminate grind marks
 - » Contour silicon thickness for improved uniformity

> Step 2



- » SACHEM Reveal Etch™
 - » Selective etch of silicon
 - » TSV oxide liner and Cu via
 - » Other materials present at end of silicon etch for FOWL

Hyperbolic Motion Profile

Post Grind




Post Silicon Etch



- > **Post Grind non-uniformities can have radial dependence**
 - » Center to edge variations
- > **Single wafer etch process can compensate for radial non-uniformities**
 - » More/Less etch in center of wafer
- > **Resulting Silicon wafer thickness is more uniform**

PMT - Profile Match Technology™

- Measure Silicon thickness across wafer
- Calculate desired etch profile



Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2017/IPC/12264216/2017/dpc-wp2_presentation1.pdf by guest on 25 March 2025


Integrated Wafer Thickness Measurement System

- > Wafer aligned for repeatable thickness measurements
 - > Radial measurements
 - > Measurements performed before and after etch to track uniformity and etch rate
- Process Control



Profile Match Technology for FOWLP Applications


- > Need to improve uniformity of silicon thickness to minimize etch or damage to underlying materials and structures




- > Silicon will be completely removed after final etch

Consistent Etch Rates with Adaptive Spiking


Silicon Etch Depth with Degrading Chemistry



Silicon Etch Depth with Adaptive Spiking




Maintains consistent throughput and etch uniformity



WaferChek® Process Monitor for FOWLP Si Etch


- Endpoint detection for Si etch on FOWLP wafers
 - Detects end of process by monitoring color changes in substrate as silicon is removed




One Tool Process - Lowest cost of Ownership

Process of Record
Requires 4 tools


CMP



Plasma Etch



Silicon Thickness Measurement



Cleaning Tool



WaferEtch®
Single Tool Solution



Summary and Conclusions

- > Wet silicon etch process that is applicable to many advanced packaging applications
 - » Wafer Thinning
 - » TSV Reveal
 - » FOWLP
- > High selectivity of the silicon etch relative to the other materials that are present in the package structure
- > Endpoint Detection for FOWLP applications



Thank You

