
An overview of the thermal management landscape with focus on heat dissipation from three-dimensional (3D) chip stacks is provided in this study. Evolutionary and revolutionary topologies, such as single-side, dual-side, and finally, volumetric heat removal, are benchmarked with respect to a high-performance three-tier chip stack with an aggregate power dissipation of 672 W. The thermal budget of 50 K can be maintained by three topologies, namely: (1) dual-side cooling, implemented by a thermally active interposer, (2) interlayer cooling with four-port fluid delivery and drainage at 100 kPa pressure drop, and (3) a hybrid approach combining interlayer with embedded back-side cooling. Of all the heat-removal concepts, interlayer cooling is the only approach that scales with the number of dies in the chip stack and hence enables extreme 3D integration. However, the required size of the microchannels competes with the requirement of low through-silicon-via (TSV) heights and pitches. A scaling study was performed to derive the TSV pitch that is compatible with cooling channels to dissipate 150 W/cm² per tier. An active integrated circuit (IC) area of 4 cm² was considered, which had to be implemented on the varying tier count in the stack. A cuboid form factor of 2 mm × 4 mm × 2.55 mm results from a die count of 50. The resulting microchannels of 2 mm length allow small hydraulic diameters and thus a very high TSV density of 1857 1/mm². The accumulated heat flux and the volumetric power dissipation are as high as 7.5 kW/cm² and 29 kW/cm³, respectively. [DOI: 10.1115/1.4032492]

Introduction

Vertical integration of ICs will be the key driver in the era of orthogonal system scaling [1,2], providing proximity and interconnectivity between components at enhanced latency and bandwidth. The first 2.5D and 3D devices are currently available as low-volume product or engineering samples [3,4]. So far, packaging topologies with single-side electrical interconnects through the front-side and heat removal through the back-side of the chip stack have been successfully deployed, thanks to the single active layer on 2.5D [4] or the moderate power dissipation of less than 50 W of 3D memory applications [5]. The single-side topology can still be improved by reducing pitches and increasing the electromigration resistance [6] of the electrical interconnects as well as by liquid cooling and reduction of the thermal interfaces in the package [7,8]. However, the chip-stack footprint is invariant to the number of dies implemented, and hence single-side aerial electrical interconnects and back-side cooling are not scalable solutions. Novel packaging platforms are required, which enable dual-side [9,10] and ultimately volumetric access for power delivery [11], signaling, and heat dissipation [12], so that 3D integration can be expanded to high-power devices with multiple tiers, such as microprocessors, caches, and accelerators.

In this paper, we aim to provide first an overview of the evolutionary and revolutionary heat-removal topologies reported so far in literature. The selection also includes a concept providing dual-side electrical interconnects to chip stacks enabled through thermal conductive substrates. In the second chapter, a high-performance 3D chip stack is defined, which is the basis in the subsequent chapter, to benchmark the thermal performance of the various heat-removal topologies. Finally, a scaling study considering true 3D integration by volumetric heat removal will illustrate the ultimate TSV density with integrated fluid channels in place.

Thermal Management Landscape

Back-Side Cooling Topologies. As long as possible, the industry will exploit existing cooling solutions developed for single-die packages and apply them to 3D chip-stack modules. In flip-chip packages, heat is removed through the die back-side and is absorbed in the heat-removing element, such as an air heat sink or a cold plate (CP). A copper lid typically provides mechanical protection for the chip and a defined interface to the CP (lid-attached CP, SS-1, Fig. 1(a)) [13]. The thermal coupling between solid elements is established through thermal interface materials (TIMs), which typically account for a significant portion of the total thermal resistance [14]. The number of TIMs can be reduced from two to one by considering a lid-less module with integrated direct-attached CP, which involves a tradeoff between mechanical robustness and thermal performance (direct-attached CP, SS-2, Fig. 1(b)) [7,15]. The embedding of microchannels into the backside of the top die in the chip stack eliminates all TIMs in the...
thermal path (embedded CP, SS-3, Fig. 1(c)), but requires leak-tight fluid interconnects from the system fluid loop to the silicon chip stack.

**From Dual-Side to Volumetric Heat Removal.** A topology change from single-side to dual-side and volumetric heat removal is a more disruptive option to reduce the thermal constraints on 3D chip stacks. Several studies [9,16,17] demonstrated approaches to enhance the thermal conductivity of organic substrates while maintaining electrical functionality. This enables the application of a second CP at the bottom side of the lidded module [18] (dual-side (DS) cooling with thermal laminate, DS-1, Fig. 2(a)). Such a solution still provides the mechanical robustness of the lid, but does not require the introduction of coolant into the module. Dual-side heat removal can also be established through the integration of fluid channels into a silicon interposer, while maintaining the TSV capability with sealing structures [19] (dual-side cooling with interposer, DS-2, Fig. 2(b)). The ultimate solution resulting in volumetric heat removal is the integration of microchannels in between the active dies in the chip stack [12,19]. This approach has to deal with the high density of TSVs at pitches below 100 µm, drastically reducing mass transport of the coolant compared with back-side CPs (volumetric (V) cooling, V-1, Fig. 2(c)).

For the interlayer cooling topologies with the constrained hydraulic diameters, the four-port approach was introduced to enhance the aggregate mass transport and the local coolant velocity in microchannels between dies [12] as compared to the two-port configuration (Fig. 3(a)). All four sides of the chip-stack area are used for feeding (e.g., north and south) and draining (e.g., east and west) coolant (Fig. 3(b)). The microchannels are arranged in a chevron-like pattern, with the shortest and the longest lengths in the chip-stack corners and the center, respectively. The maximal microchannel length in the four-port case is equivalent to the length of all microchannels in the two-port case for a chip stack with a square footprint. Hence, a four time larger mass flow rate is achieved for the same pressure boundary conditions and hydraulic diameter, owing to the reduction of the average channel length and increase of the channel count by a factor of two.

**Pyramidlike Chip Stacks.** A further challenge is the removal of power dissipated from pyramidlike chip stacks with dies of different sizes. In the case of back-side cooling, the lid or CP needs to be adapted to maintain a small TIM bondline also for the extended area of the larger dies (Fig. 4(a)). Because of manufacturing tolerances, a lateral gap between the heat-removing element and the subsequent smaller silicon die will remain [20]. Heat dissipated in this gap region relies on heat spreading in the thinned silicon die toward the TIM zones. Accordingly, the power density in these areas needs to be throttled. Bottom-side and dual-side heat removal, however, are compatible with pyramid chip stacks as they extract the heat through the bottom side of the module even in gap areas (Fig. 4(a)).

**Intrastack Hot Spot Mitigation.** Improvements in heat conduction in the chip-stack can further reduce thermal gradients and mitigate hot spots resulting from power maps with high heat-flux concentrations within the tiers. This can be achieved by a thermally aware placement of TSVs, thermal underfills, or the integration of near-junction spreaders, such as graphene or diamond [21] (SS-2:sidd, Fig. 4(b)). The main challenge of integrated spreaders, however, is compatibility with current chip-manufacturing processes and in particular TSV integration.

**Dual-Side Electrical Interconnects.** With advanced cooling technologies, power delivery and signaling from and to the chip stack might become the limiting factors rather than the heat...
removal itself. Here, functional thermal management can provide solutions: the integration of thermally conductive laminates enables dual-side electrical interconnects as demonstrated with the thermal power plane [9] (dual-side electrical interconnects, DSE-1, Fig. 4(c)). Such an electrically active lid allows power to be delivered also from the chip stack back-side, so that additional electrical interconnects are available for signaling on the chip stack front-side.

**High-Performance 3D Chip Stack**

**Chip-Stack Thermal Characteristics.** The cooling topologies described above and their performance were presented in various publications considering different chip-stack configurations and heat inputs. In this paper, we intend to benchmark these topologies (Table 1) with respect to a common high-power, three-tier chip stack serving as a strawman application (Fig. 5). The bottom die, tier 1, features a 5×44 array of accelerators and the input/output ports providing the communication to and from the entire chip stack. Tier 2 contains the shared cache layer used by the accelerators of tier 1 and the 12 cores on the microprocessor die, tier 3. At a chip-stack footprint of 4 cm² and heat-flux levels of 300, 150, 80, and 20 W/cm² for the core hot spots, the core itself, the accelerators, and the other areas (including the cache), respectively, we get an aggregated power dissipation of 672 W. In general, the dies are stacked in downward-facing orientation.

**Table 1 Nomenclature of the benchmark topologies considered in this study**

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Benchmark topologies</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Single-side cooling</strong></td>
<td></td>
</tr>
<tr>
<td>SS-1</td>
<td>Lid-attached CP</td>
</tr>
<tr>
<td>SS-2</td>
<td>Direct-attached CP</td>
</tr>
<tr>
<td>SS-3</td>
<td>Embedded convective cooling</td>
</tr>
<tr>
<td>SS-2:sidd</td>
<td>Direct-attached CP with diamond replacing silicon of the two thinned dies</td>
</tr>
<tr>
<td>SS-2:ddd</td>
<td>Direct-attached CP with diamond replacing silicon of all the three dies</td>
</tr>
<tr>
<td><strong>Dual-side cooling</strong></td>
<td></td>
</tr>
<tr>
<td>DS-1</td>
<td>Dual-side cooling with thermal laminate</td>
</tr>
<tr>
<td>DS-2: 0.3</td>
<td>Dual-side cooling with thermal active interposer</td>
</tr>
<tr>
<td>DSE-1</td>
<td>Dual-side electrical interconnects</td>
</tr>
<tr>
<td>DSE-2</td>
<td>Dual-side cooling and electrical interconnects</td>
</tr>
<tr>
<td><strong>Volumetric cooling</strong></td>
<td></td>
</tr>
<tr>
<td>V1: base, 0.3</td>
<td>Interlayer cooling with two-port fluid delivery and 0.3 bar pressure drop</td>
</tr>
<tr>
<td>V1: base, 1.0</td>
<td>Interlayer cooling with two-port fluid delivery and 1.0 bar pressure drop</td>
</tr>
<tr>
<td>V1: 4-port, 1.0</td>
<td>Interlayer cooling with four-port fluid delivery and 1.0 bar pressure drop</td>
</tr>
<tr>
<td>V1: half, 1.0</td>
<td>Interlayer cooling with two-port fluid delivery and 1.0 bar pressure drop considering only half of the chip-stack footprint</td>
</tr>
<tr>
<td>V1: +SS-3, 0.3</td>
<td>Interlayer cooling with two-port fluid delivery and embedded convective cooling, with 0.3 bar pressure drop</td>
</tr>
</tbody>
</table>

Fig. 3 Top view of (a) a two-port and (b) a four-port microchannel fluid-delivery architecture compatible with interlayer cooling

Fig. 4 Module sketches illustrating (a) the DS cooling of a pyramid chip stack, (b) the integration of intrastack spreading layers (SS-2:sidd), and (c) the implementation of an electrically active lid (DSE-1)
The state-of-the-art dimensions and thermal properties were defined for the elements in the chip stack and the cooling components of the module (Table 2). The element thermal resistance $R_{\text{th}}$ is the result from the division of the element thickness $t$ with its thermal conductivity $k$. The silicon die thickness is assumed to be 50 $\mu$m and 780 $\mu$m for the dies with TSVs and the top die without TSVs, respectively. A thermal resistance of 5 and 10 K mm$^2$/W for the back-end-of-line (BEOL) wiring layers and the micro-solder-ball layers are defined, as discussed by Wakil and coworkers [22,23]. For the back-side CP, a convective thermal resistance of 10 K mm$^2$/W is assumed for a 30 kPa pressure drop [14,15]. Adiabatic boundary conditions were applied to the chip stack bottom-side, as heat dissipation through the organic substrate can be expected to be negligible. Typical values for the TIM [24,25] are listed as well. The improved thermal conductivity of the thinned silicon slab considering integrated TSVs was not included in the model, as the thermal resistance of the silicon slab was already negligible compared to the TIM and BEOL values.

Table 2 | Thickness and thermal properties of the layers in the chip stack and the respective cooling elements

<table>
<thead>
<tr>
<th>Element</th>
<th>Layer</th>
<th>$t$ ($\mu$m)</th>
<th>$k$ (W/m K)</th>
<th>$R_{\text{th}}$ (K mm$^2$/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip stack</td>
<td>Si top die</td>
<td>780</td>
<td>140</td>
<td>5.6</td>
</tr>
<tr>
<td></td>
<td>Si other dies</td>
<td>50</td>
<td>140</td>
<td>0.4</td>
</tr>
<tr>
<td></td>
<td>BEOL</td>
<td>10</td>
<td>2</td>
<td>5.0</td>
</tr>
<tr>
<td></td>
<td>Micro solder balls</td>
<td>20</td>
<td>2</td>
<td>10.0</td>
</tr>
<tr>
<td></td>
<td>Diamond spreader</td>
<td>780</td>
<td>1800</td>
<td>0.4</td>
</tr>
<tr>
<td>CP</td>
<td>Convection</td>
<td>500</td>
<td>390</td>
<td>1.3</td>
</tr>
<tr>
<td></td>
<td>Cu base plate</td>
<td>2000</td>
<td>390</td>
<td>5.1</td>
</tr>
<tr>
<td>Lid</td>
<td>Cu lid</td>
<td>1</td>
<td>50</td>
<td>12.5</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>80</td>
<td>4</td>
<td>20.0</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>80</td>
<td>4</td>
<td>20.0</td>
</tr>
</tbody>
</table>

Values from Refs. [14,15] and [22–25].

The thermal management benchmarking

Compact Thermal Modeling. The temperature field of the chip stack for the different cooling options was derived by 3DICE, an open-source compact thermal-modeling framework capable of accounting for heat conduction and convection [27]. Heat conduction in solid parts and across the solid–liquid interface is modeled by an equivalent resistor network. The convective part is implemented by temperature-dependent current sources. The convective resistance of the back-side CP is applied as a boundary condition, as defined in Table 2. The single-phase heat and mass transport in the silicon interposer and the chip stack are computed with pressure boundary conditions for microchannels considering developed fluid boundary layers according to the correlations derived by Shah and London [28] with a Nusselt number, Nu, of

Table 3 | Thermal performance of layers in the dual-side cooling approaches

<table>
<thead>
<tr>
<th>Element</th>
<th>Layer</th>
<th>$t$ ($\mu$m)</th>
<th>$k$ (W/m K)</th>
<th>$R_{\text{th}}$ (K mm$^2$/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power insert</td>
<td>Solder rails</td>
<td>60</td>
<td>10</td>
<td>6.0</td>
</tr>
<tr>
<td></td>
<td>Laminate with power insert</td>
<td>1200</td>
<td>143</td>
<td>8.4</td>
</tr>
<tr>
<td>Thermal</td>
<td>Solder rails</td>
<td>60</td>
<td>10</td>
<td>6.0</td>
</tr>
</tbody>
</table>

Values from Refs. [9] and [18].

Fig. 5 Power map of the three-tier chip-stack strawman showing the functional blocks, dimensions, and heat fluxes

Table 4 | Fluid channel dimensions for interposers and interlayer cooling

<table>
<thead>
<tr>
<th>Channel dimensions ($\mu$m)</th>
<th>Interposer</th>
<th>Interlayer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pitch</td>
<td>250</td>
<td>100</td>
</tr>
<tr>
<td>Height</td>
<td>300</td>
<td>100</td>
</tr>
<tr>
<td>Width</td>
<td>150</td>
<td>50</td>
</tr>
</tbody>
</table>
\[
\text{Nu} = 8.235 \cdot (1 - 2.0421\text{AR} + 3.0853\text{AR}^2 - 2.4765\text{AR}^3 + 1.0578\text{AR}^4 - 0.1861\text{AR}^5) \tag{1}
\]

and the product of the friction coefficient, \(fr\), with the Reynolds number \(\text{Re}\)
\[
fr \cdot \text{Re} = 24 \cdot (1 - 1.3553\text{AR} + 1.9467\text{AR}^2 - 1.7012\text{AR}^3 + 0.9564\text{AR}^4 - 0.2537\text{AR}^5) \tag{2}
\]

considering a channel aspect ratio \(\text{AR}\) (channel height divided by channel width). This modeling approach was previously validated against experimental results with an error of less than 10% [27], proving the validity of the approach. Water was considered as a coolant, due to its superior heat transfer properties in single-phase compared to dielectric fluids. Especially, its high sensible heat and low viscosity are of importance for the low hydraulic diameter application. However, special sealing structures as proposed by Madhour et al. [19] are required to prevent electrical shorting between TSVs. The thermal gradient from the fluid inlet temperature to the maximal junction temperature (i.e., silicon slab temperature at the interface to the BEOL layer, where transistors are located) per tier was computed. A 50 K thermal budget is considered to comply with the free-cooling standards in datacenters.

**Back-Side Cooling Performance.** First, the back-side cooling options, from lid-attached (two TIMs) to direct-attached (one TIM) and finally to the embedded cooling module, are assessed. The thermal gradient can be reduced drastically by eliminating individual TIMs in the package (Fig. 6, SS-1–SS-3). The thermal gradient difference between tiers in the chip stack is moderate compared with the total gradient. This results from the arrangement of the cores, with the highest power densities in the top tier (T3). However, all solutions still violate the free-cooling thermal budget of 50 K. The performance benefits of replacing the silicon body with diamond of the thinned dies only (T1 and T2) are moderate because of the low heat flux contrast in those dies (Fig. 6, SS-2:sidd). Only the additional substitution of even the thick silicon with diamond in T3 will efficiently spread the heat dissipated from the cores and thus achieve a significant thermal improvement (Fig. 6, SS-2: ddd). In all the cases, the junction temperature of the bottom die is most critical, despite the moderate power dissipation levels of that tier. This is a result of the accumulating heat flux, which is dissipated toward the chip-stack back-side. This cross-talk results in a modulation of the temperatures of the bottom dies by the power map of the subsequent tiers (Fig. 7).

**Dual-Side Cooling and Electrical Interconnects.** The dual-side cooling approaches (Fig. 8, DS-1 and DS-2) provide a second heat-removal path and hence invert the maximal junction temperature distribution between the tiers. Still, the thermal coupling between elements and the low power dissipation of tier 2 result in a moderate thermal gradient within the chip stack. The module with the thermally active silicon interposer below tier 1 (DS-2) complies with the thermal budget of 50 K. A pressure difference of 30 kPa was considered, to be compatible with the fluid feed in current liquid-cooled servers. This number is based on the pressure available from compact and reliable pumps minus the pressure drops in other system components, such as heat exchangers, connectors, filters, and distribution piping. Practical back-side CPs are operated in the same pressure regime [23].

The implementation of the electrically active lid, called thermal power plane, results in a slightly lower thermal performance than with the passive lid (compare SS-1 with DSE-1 and DS-1 with...
DSE-2), mainly because of the orientations of the dies in the stack. The two top dies face upward to receive power through the thermal power plane and thus minimize the number of power TSVs in the stack. Accordingly, the high heat fluxes of tier 3 need to be dissipated through the BEOL wiring layers of the same die.

**Interlayer Cooling Performance.** The interlayer cooling approach allows the integration of three microchannel layers within the chip stack, one per active die. The resulting thermal gradient is largely caused by the fluid temperature increase, due to the low coolant mass flow rates. These are result from the small hydraulic diameter of 66 µm for the microchannels with 100 µm height and 50 µm width. In contrast, hydraulic diameters of 150 µm and split-flows [14,15] are implemented in back-side CPs, resulting in an order-of-magnitude higher flow rates and respective thermal gradients. Hence, a pressure drop of 100 kPa instead of 30 kPa is required for interlayer cooling topologies, to increase the mass flow rate by 3.3-fold. Accordingly, the peak thermal gradient can be reduced from 259°C to below 83°C (Fig. 9, V1: base, 0.3 versus V1: base, 1.0). Even in the high-pressure case, the thermal response is dominated by the fluid temperature increase, see Fig. 10, where a large thermal gradient is visible in the flow direction. The increase in pressure drop compared with that of the state-of-the-art back-side CPs will affect the choice of fluid pumps. Currently, pumps with up to 220 kPa pressure differential were successfully implemented in server systems [29] and indicate the feasibility of increased pressure drops.

The benefits of the four-port fluid delivery options can be significant, especially for nonuniform power maps. In the strawman case, the coolant from each channel dissipates the heat from two cores in the two-port case, compared with a single core only in the four-port case (Fig. 11). Accordingly, the temperature response of the four-port interlayer-cooled chip stack with a pressure budget of 100 kPa is compatible with free-cooling (Fig. 9, V1: four-port, 1.0). In general, the interlayer cooling approach benefits from chip stacks with at least one short edge to minimize the microchannel length in two-port mode. The thermal performance improves by close to four times considering half the strawman chip stack in the flow direction, so that only one row of cores needs to be cooled there (Fig. 9, V1: base, 1.0 versus V1: half, 1.0).

Another option to improve the thermal response is a hybrid approach with embedded microchannels in the topmost die and interlayer cooling in the two residual dies. The thermal budget can already be observed with a pressure budget of 30 kPa for the microchannels (Fig. 9, V1: + SS-3, 0.3).

To summarize, our benchmarking study has identified three cooling options that satisfy the free-cooling thermal budget and
the strawman power map: DS-2, V1: 4-port, 1.0, and V1: +SS-3, 0.3. The dual-side cooling approach with a thermally active interposer (DS-2) affects the chip-stack design itself the least, compared with the interlayer-cooled options, in four-port (V1: 4-port, 1.0) and hybrid mode (V1: +SS-3, 0.3), with the resulting constraints of a TSV pitch of 100 \( \mu \text{m} \), respectively.

In general, the available cooling options need to be assessed for each individual chip-stack design, and rearrangements of tiers might be required. Back-side cooling approaches benefit from the integration of high-power dies in higher tiers, close to the CP. In dual-side cooling approaches, high-power dies will ideally be placed at the bottom and the top of the stack. Only the interlayer approach results in lower temperatures for high-power dies placed within the stack, as heat can be absorbed by the adjacent top and bottom channels. The complexity of the thermal design certainly increases and also requires an electrothermal codesign strategy to benchmark the system performance for all the thermally viable solutions.

**Interlayer Cooling Enabling Extreme 3D**

As discussed, interlayer cooling is the only cooling solution that scales with the number of dies integrated in the chip stack (Fig. 12) and hence enables extreme 3D integration. The integration of TSVs and microchannels and the resulting thermal performance were reported in several studies [12,19,30].

The biggest issue degrading the interlayer cooling performance remains the combination of high TSV densities at pitches below 100 \( \mu \text{m} \) at large chip-stack footprints of more than 4 cm\(^2\), which results in long microchannels with small hydraulic diameters. Hence, the research community is trying to mitigate the pressure drop by means of various heat-transfer structures, such as pin-fins, nonuniform fluid cavities, and the implementation of high aspect ratio TSVs [12,31].

First 3D chip stacks will exploit technology and intellectual property (IP) separation, e.g., by implementing the cache on a different tier and node size than the cores. The ultimate goal is to minimize the communication distance between functional elements at a high interconnect density. Extreme 3D, i.e., the stacking of many tiers into a cubic chip stack, comes close to the spherical optimum, with minimal communication distance (Fig. 13).

**Scaling Study.** In this scaling study, our aim is to predict the maximal interconnect density for an interlayer-cooled stack with multiple tiers, considering a current microprocessor with a total active silicon area \( (A_{\text{tot}}) \) of \( 20 \times 20 \) mm\(^2\) and a uniform power dissipation of 150 W/cm\(^2\), resulting in a total power dissipation of 600 W. A tier width of twice the tier length was chosen as a compromise to obtain a shorter channel length but still maintain proximity of elements. A maximum junction temperature rise of 60 K (compared to the former 50 K) relative to the fluid inlet temperature is allowed for a pressure drop of 100 kPa and water as coolant, considering a data center with chilled water supply. Correlations of Shah and London [28] are applied to determine the mass and heat transport analytically, considering fully developed boundary conditions.

The thickness of the silicon die \( (t_{\text{Si}} + \text{ch}) \) and the channel width \( (cw) \), height \( (ch) \), and pitch \( (cp) \) depend primarily on the TSV manufacturing capabilities. Thus, in this scaling study, the dimensions of the microchannels were defined in ratios relative to the TSV diameter \( (d_{\text{TSV}}) \) (Table 5, third column). We assumed a TSV aspect ratio \( (h_{\text{TSV}}/d_{\text{TSV}}) \) of 6:1. The TSV pitch in streamwise direction \( (p_{\text{TSVx}}) \) is half of that in the transversal \( (p_{\text{TSVy}}) \) direction to allow both high interconnect densities and hydraulic diameters (Fig. 14). Only the thickness of the BEOL wire layers was defined in absolute dimensions, i.e., 2 \( \mu \text{m} \). The baseline case dimensions are listed in Table 5, last column, to give an idea of the geometries considered. The minimal cp

---

**Journal of Electronic Packaging**

MARCH 2016, Vol. 138 / 010911-7

Downloaded From: http://electronicpackaging.asmedigitalcollection.asme.org on 10/21/2018 Terms of Use: http://www.asme.org/about-asme/terms-of-use
resulting in the maximally allowed junction temperature rise at the channel outlet for a stack with \( n \) dies was computed; all other dimensions result from the ratios defined in Table 4.

**Results.** To achieve the active silicon area (\( A_{\text{tot}} \)) required, the lateral dimensions of the chip stack are reduced as the number of tiers increases (Fig. 15(a)—dark and light blue curves). The hydraulic diameter and thus the pitch of the microchannels can be shrunk at smaller chip dimensions and channel lengths, see Fig. 15(b)—dark blue curve. At the aspect ratio given (Table 5), the reduction in channel pitch is accompanied by an increase in the TSV density (Fig. 15(b)—dashed red line), but a reduction in channel height and, accordingly, chip-stack volume (Fig. 15(a)—dashed red line).

The chip stack is close to cubic, with a volume of 20.4 mm\(^3\) at a die count of 50 (die thickness 51 \( \mu \)m), resulting in a channel length of 2 mm and a 3D chip-stack width and height of 4 mm and 2.55 mm, respectively. The TSV density is 1837 TSVs/mm\(^2\), which is equivalent to a uniform 23-\( \mu \)m TSV pitch. The total mass flow through all the cavities of the chip stack is lower at shorter channel lengths because of the simultaneous reduction in hydraulic diameter (Fig. 15(b)—green curve).

The formation of the close to cubic stack with 50 tiers results in a maximal wire length of 8.55 mm, considering the Manhattan distance from the top right to the bottom left corner of the stack, compared with 40 mm in the case of a single die. The cuboid form factor of 2 mm enables the integration of a high TSV count, as required from an electrical perspective, and still allows a uniform power dissipation of 150 W/cm\(^2\) per tier and a total of 600 W per stack. This corresponds to a volumetric power density of 29 kW/cm\(^3\) and an aggregate power density of 7.5 kW/cm\(^2\), representing the extreme 3D character. Despite these benefits of extreme 3D, the technological challenges, in particular the yield for building a chip stack with tens of tiers, are enormous. Accordingly, yield resilient IC-designs are required. However, only the future will tell whether such form factors will be economically viable and enable a new class of systems with ultimate densities and performance.

**Conclusion**

A cooling topology roadmap for 3D chip stacks was proposed. We envision a potential progression to start from the established lidded back-side approaches to direct-attached CPs and finally the embedding of microchannels into the chip-stack back-side. On this evolutionary track, the number of TIMs can be reduced and completely mitigated. Dual-side and volumetric cooling are revolutionary approaches using thermally conductive substrates, thermally active interposers, or microchannels within active tiers. The characteristics listed in Table 6 summarize the value proposition of the various topologies.

In the benchmark study using the three-tier strawman chip stack, the dual-side cooling approach with thermally active interposer, interlayer cooling in four-port, and as hybrid solution with embedded back-side microchannels resulted in thermal gradients below 50 K, i.e., sufficiently low for free cooling.

The scaling study of the interlayer-cooling approach shows the benefits of chip stacks with cuboid form factor, with short channel lengths, but multiple tiers, resulting in extreme 3D integration. The TSV density can be scaled up to 1837 1/mm\(^2\) considering an active IC area of 4 cm\(^2\), distributed over 50 tiers, with a final form factor of 2 mm \( \times \) 4 mm \( \times \) 2.55 mm. On each layer, 150 W/cm\(^2\) can
be dissipated, resulting in an accumulated heat flux of 7.5 kW/cm² (projected on the footprint) and a volumetric power dissipation of 29 kW/cm³.

For such chip stacks, power delivery will become the main limitation. One could consider four faces of the cube to be populated with electrical interconnects for power delivery, with an area fill factor of 50%, still leaving two faces for fluid delivery and drainage and some area for signaling. A current density of 66 A/mm² would result in the power interconnects that exceed the electromigration limit of solder joints. Accordingly, scalable power delivery concepts are required, such as on-chip voltage conversion or electrochemical power delivery as described by Andersen et al. [32] and Sridhar et al. [33].

Acknowledgment
We acknowledge Bruno Michel and Walter Riess for their continuous support of this research activity. Part of this work was...
carried out within the European CarrICool Project under the Seventh Framework Program for Research and Technological Development (FP7-ICT-619488).

Nomenclature

- \( \text{AR} \) = microchannel aspect ratio (height divided by width)
- \( \text{ch} \) = channel height (\( \mu \)m)
- \( \text{cp} \) = channel pitch (\( \mu \)m)
- \( \text{cw} \) = channel width (\( \mu \)m)
- \( \text{dTSV} \) = TSV diameter (\( \mu \)m)
- \( \text{fr} \) = friction factor
- \( \text{fw} \) = fin width (\( \mu \)m)
- \( \text{hTSV} \) = TSV height (\( \mu \)m)
- \( \text{K} \) = thermal conductivity (W/m K)
- \( \text{Nu} \) = Nusselt number
- \( \text{pS} \) = TSV pitch streamwise (\( \mu \)m)
- \( \text{pTSV} \) = TSV pitch transversal (\( \mu \)m)
- \( \text{Re} \) = Reynolds number
- \( t \) = thickness (\( \mu \)m)
- \( \text{Tin} \) = fluid inlet temperature (K)
- \( \text{Tjmax} \) = maximal junction temperature (K)
- \( \text{tsi} \) = silicon slab thickness (\( \mu \)m)
- \( \Delta T_{\text{crit}} \) = thermal budget (K)

References


